Statilyser
Static Analysis for HDL
⌘ Enter
Files
📁All files
📂 Drop file or ZIP to analyse
SystemVerilog 1 line Ln 1, Col 1

Diagnostics

Run analysis to see diagnostics